Xilinx announces LDPC error correction IP fundamental to enabling next generation flash-based applications

Xilinx has announced its Low-Density Parity-Check (LDPC) error correction IP fundamental to enabling next generation Flash-based applications for the cloud and data center storage market. As NAND Flash continues to advance with 3D NAND technologies, LDPC error correction is a critical core function for meeting the stringent reliability and endurance requirements of today’s storage solutions. 

Xilinx’s LDPC IP solution features best-in-class code performance near Shannon limit, achieves very low error floor, and supports both hard and soft decision decoding. The architecture is scalable and future proof to support various next-generation non-volatile memory devices and offers the high throughput and low latency required for the most demanding storage applications. This solution requires 50% less logic versus alternate solutions and is Xilinx FPGA optimised for smaller area and power.

“Xilinx has leveraged over a decade of error correction, DSP, and LDPC expertise to deliver a world-class LDPC solution for the data center storage market and is currently the only FPGA vendor to do so,” said Dr. Chris Dick, Xilinx chief DSP architect. “We’ve optimised the feature set of the LDPC IP to address the unique characteristics of flash and meet the cloud’s most demanding storage requirements.”

Availablity

The Flash Memory LDPC Error Correction LogiCORE IP is available now for early access with general availability to begin in Q4 2015.  Please contact your Xilinx sales representative for more information. To learn more visit http://www.xilinx.com/esp/datacenter/data_center_ip.htm. Xilinx will also demonstrate this solution at Flash Memory Summit 2015 in Santa Clara, August 12-13, booth #721.  

Check Also

E-Design Webinars: Greenliant present ‘Capabilities of SSDs for Aerospace & Industrial Markets’

Astute is pleased to announce the first ‘In Partnership’ webinar with memory franchise, Greenliant. 15 …